INTEGRATED CIRCUITS NE/SA/SE555/SE555C Timer Product data 2003 Feb 14 Supersedes data of 1994 Aug 31
DESCRIPTION PIN CONFIGURATION The 555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays, or oscillation. In the time delay D and N Packages mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the GND 1 8 VCC free running frequency and the duty cycle are both accurately TRIGGER 2 7 DISCHARGE controlled with two external resistors and one capacitor. The circuit OUTPUT 3 6 THRESHOLD may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200 mA. RESET 4 5 CONTROL VOLTAGE SL00349 FEATURES ? Turn-off time less than 2 μs Figure 1. Pin configuration ? Max. operating frequency greater than 500 kHz BLOCK DIAGRAM ? Timing from microseconds to hours ? Operates in both astable and monostable modes VCC ? High output current ? Adjustable duty cycle ? TTL compatible 5 CONTROL VOLTAGE ? Temperature stability of 0.005% per °C 6 THRESHOLD COMPARATOR APPLICATIONS R ? Precision timing 2 COMPARATOR TRIGGER ? Pulse generation ? Sequential timing ? Time delay generation ? Pulse width modulation 7 DISCHARGE FLIP FLOP RESET OUTPUT STAGE 3 1 OUTPUT GND SL00350 Figure 2. Block Diagram ORDERING INFORMATION DESCRIPTION TEMPERATURE RANGE ORDER CODE DWG # 8-Pin Plastic Small Outline Package 0 to +70 °C NE555D SOT96-1 8-Pin Plastic Dual In-Line Package 0 to +70 °C NE555N SOT97-1 8-Pin Plastic Small Outline Package –40 °C to +85 °C SA555D SOT96-1 8-Pin Plastic Dual In-Line Package –40 °C to +85 °C SA555N SOT97-1 8-Pin Plastic Dual In-Line Package –55 °C to +125 °C SE555CN SOT97-1 8-Pin Plastic Dual In-Line Package –55 °C to +125 °C SE555N SOT97-1 2003 Feb 14 2 Philips Semiconductors Product data Timer NE/SA/SE555/SE555C EQUIVALENT SCHEMATIC CONTROL VOLTAGE VCC R1 R2 R4 R7 R12 4.7 k? 330 ? 1 k? 5 k? 6.8 R3 k? 4.7 k? Q21 Q5 Q6 Q7 Q9 Q22 Q19 R13 3.9 k? THRESHOLD Q1 Q4 R10 82 k? OUTPUT Q2 Q3 Q23 C B R11 R8 Q18 4.7 k? R5 E Q20 5 k? 10 k? Q11 Q12 Q17 R14 TRIGGER Q10 Q13 220 ? Q16 Q24 RESET Q25 Q15 R15 DISCHARGE R6 R9 4.7 k? Q14 100 k? 5 k? GND R16 100 ? NOTE: Pin numbers are for 8-Pin package SL00351 Figure 3. Equivalent schematic ABSOLUTE MAXIMUM RATINGS SYMBOL PARAMETER RATING UNIT Supply voltage VCC SE555 +18 V NE555, SE555C, SA555 +16 V PD Maximum allowable power dissipation1 600 mW Operating ambient temperature range NE555 0 to +70 °C TTambamb SA555 –40 to +85 °C SE555, SE555C –55 to +125 °C Tstg Storage temperature range –65 to +150 °C TSOLD Lead soldering temperature +230 °C NOTE: 1. The junction temperature must be kept below 125 °C for the D package and below 150°C for the N package. At ambient temperatures above 25 °C, where this limit would be derated by the following factors: D package 160 °C/W N package 100 °C/W 2003 Feb 14 3 Philips Semiconductors Product data Timer NE/SA/SE555/SE555C DC AND AC ELECTRICAL CHARACTERISTICS Tamb = 25 °C, VCC = +5 V to +15 V unless otherwise specified. SE555 NE555/SA555/SE555C SYMBOLSYMBOL PARAMETERPARAMETER TESTTEST CONDITIONSCONDITIONS UNITUNIT Min Typ Max Min Typ Max VCC Supply voltage 4.5 18 4.5 16 V V = 5 V, R = ∞ 3 5 3 6 mA IICCCC SuSupplyly currentcurrent state)1 CC L V = 15 V, R = ∞ 10 12 10 15 mA CC L Timing error R = 2 k? to 100 k? tM Initial accuracy2 C=0.1 μF 0.5 2.0 1.0 3.0 % ?tM/?T Drift with temperature 30 100 50 150 ppm/°C ?tM/?VS Drift with supply voltage 0.05 0.2 0.1 0.5 %/V Timing error R , R = 1 k? to 100 k? A B tA Initial accuracy2 C = 0.1 μF 4 6 5 13 % ?t /?T Drift with temperature V = 15 V 500 500 ppm/°C A CC ?t /?V Drift with supply voltage 0.15 0.6 0.3 1 %/V A S VCC = 15 V 9.6 10.0 10.4 9.0 10.0 11.0 V VVCC ControlControl voltagevoltage levellevel VCC = 5 V 2.9 3.33 3.8 2.6 3.33 4.0 V VCC = 15 V 9.4 10.0 10.6 8.8 10.0 11.2 V VVTHTH ThresholdThreshold voltagevoltage VCC = 5 V 2.7 3.33 4.0 2.4 3.33 4.2 V ITH Threshold current3 0.1 0.25 0.1 0.25 μA VCC = 15 V 4.8 5.0 5.2 4.5 5.0 5.6 V VVTRIGTRIG TriggerTrigger voltagevoltage VCC = 5 V 1.45 1.67 1.9 1.1 1.67 2.2 V ITRIG Trigger current VTRIG = 0 V 0.5 0.9 0.5 2.0 μA VRESET Reset voltage4 VCC = 15 V, VTH = 10.5 V 0.3 1.0 0.3 1.0 V Reset current VRESET = 0.4 V 0.1 0.4 0.1 0.4 mA IIRESETRESET Reset current VRESET = 0 V 0.4 1.0 0.4 1.5 mA VCC = 15 V ISINK = 10 mA 0.1 0.15 0.1 0.25 V ISINK = 50 mA 0.4 0.5 0.4 0.75 V ISINK = 100 mA 2.0 2.2 2.0 2.5 V V LOW level output voltage VO LOW-level output voltage OL ISINK = 200 mA 2.5 2.5 V VCC = 5 V ISINK = 8 mA 0.1 0.25 0.3 0.4 V ISINK = 5 mA 0.05 0.2 0.25 0.35 V VCC = 15 V ISOURCE = 200 mA 12.5 12.5 V V HIGH-level output voltage I = 100 mA 13.0 13.3 12.75 13.3 V OH g SOURCE VCC = 5 V ISOURCE = 100 mA 3.0 3.3 2.75 3.3 V tOFF Turn-off time5 VRESET = VCC 0.5 2.0 0.5 2.0 μs tR Rise time of output 100 200 100 300 ns tF Fall time of output 100 200 100 300 ns Discharge leakage current 20 100 20 100 nA NOTES: 1. Supply current when output high typically 1 mA less. 2. Tested at VCC = 5 V and VCC = 15 V. 3. This will determine the max value of RA+RB, for 15 V operation, the max total R = 10 M?, and for 5 V operation, the max. total R = 3.4 M?. 4. Specified with trigger input HIGH. 5. Time measured from a positive-going input pulse from 0 to 0.8×VCC into the threshold to the drop from HIGH to LOW of the output. Trigger is tied to threshold. 2003 Feb 14 4 Philips Semiconductors

“原創(chuàng)力文檔”前稱為“文檔投稿賺錢網(wǎng)”,本站為“文檔C2C交易模式”,即用戶上傳的文檔直接賣給用戶,本站只是中間服務(wù)平臺(tái),本站所有文檔下載所得的收益歸上傳人所有【成交的100%】。原創(chuàng)力文檔是網(wǎng)絡(luò)服務(wù)平臺(tái)方,若您的權(quán)利被侵害,侵權(quán)客服QQ:3005833200 電話:19940600175 歡迎舉報(bào),上傳者QQ群:784321556


1.《se555 NE_SA_SE555_C_2-芯片資料介紹》援引自互聯(lián)網(wǎng),旨在傳遞更多網(wǎng)絡(luò)信息知識(shí),僅代表作者本人觀點(diǎn),與本網(wǎng)站無關(guān),侵刪請(qǐng)聯(lián)系頁腳下方聯(lián)系方式。

2.《se555 NE_SA_SE555_C_2-芯片資料介紹》僅供讀者參考,本網(wǎng)站未對(duì)該內(nèi)容進(jìn)行證實(shí),對(duì)其原創(chuàng)性、真實(shí)性、完整性、及時(shí)性不作任何保證。

3.文章轉(zhuǎn)載時(shí)請(qǐng)保留本站內(nèi)容來源地址,http://f99ss.com/jiaoyu/159857.html